Abstract-In this paper, a nanowire germanium/gallium arsenide (Ge/GaAs) heterojunction-based tunneling field-effect transistor (TFET) is investigated, with an emphasis on the device-circuit interaction. It is applied to a common-source (CS) amplifier, one of the most fundamental analog circuit blocks, and its performance is evaluated with a device-circuit mixed-mode simulation. Furthermore, the passive elements are adjusted to obtain the proper operating point (Q-point) of the circuit, and high-frequency operations are evaluated on this basis. Moreover, from the simulation results, the transfer function is successfully modeled and verified, which shows that the CS amplifier with the heterojunction TFET works as a single-zero and two-pole system. The 3-dB roll-off and unity-gain frequencies are 320 GHz and 2 THz, respectively, which is evidence for circuit applications in the extremely high-frequency regime.
Mixed-Mode Simulation of Nanowire Ge/GaAs Heterojunction Tunneling Field-Effect Transistor for Circuit Applications both direct-current (DC) and radio-frequency (RF) aspects [8] [9] [10] [11] . In this study, a germanium (Ge)/gallium arsenide (GaAs) heterojunction TFET with a nanowire channel is evaluated for circuit application by device simulation [12] . Although good device-level performance metrics do not always translate into a significant advantage at the circuit level, any improvement in circuit performances are expected by development and good designing of device-level components. Drive current (I on ) is greatly improved by the narrow energy bandgap of Ge (0.66 eV) and the ambipolar behavior due to gate-induced drain leakage (GIDL) is effectively suppressed by the wide energy bandgap of GaAs (1.42 eV) [7] . I on of TFET is mainly determined by energy bandgap (E G ) of source material and effective tunneling mass of carriers [13] [14] [15] . A steeper slope is expected by BTB tunneling in TFET operations than by drift-diffusion transports in conventional MOSFETs. Moreover, the small swing is highly guaranteed by grafting Ge with a narrow energy-bandgap at source and GaAs with a large one at drain [7] . This makes it difficult to accurately match the currents of p-and n-type TFETs in a complementary metal-oxide-semiconductor (CMOS) configuration, unlike the conventional CMOS circuit where the currents are simply matched by scaling the widths in consideration of the ratio of electron and hole mobilities. Also, scaling the perimeter of nanowire for inverter current matching can be challenging from a fabrication process view. Thus, in this work, we are more interested in application of Ge/GaAs heterojunction TFET for analog circuits where single-type transistors can be adopted rather than digital applications. Fig. 1(a) and (b) show the schematics of Ge/GaAs heterojunction TFET and common-source (CS) amplifier adopting it. Besides the genuine merits for enhanced performances in TFET operations, another reason is found in a fact that it is very probable to achieve integrated optoelectronics through this material system [16] . Also, a recent study supports the Ge and Al 1−x GaxAs system has a strong potential for III-V on group-IV heterogeneous integrated circuits (ICs) owing to its reliable interface morphology [17] . In the device schematic shown in Fig. 1(a) , the doping concentrations of the p-type source and n-type drain (intrinsic channel) were 1 × 10 20 cm −3 and 1.1 × 10 18 cm −3 , respectively. A high p-type doping concentration reaching 10 20 cm −3 can be achieved by ion implantation and rapid thermal annealing (RTA) [18] . The nanowire channel 2168-6734/$31.00 c 2013 IEEE radius, channel length, and gate oxide thickness were 10 nm, 30 nm, and 2 nm. Metal contact (Au) was used at each terminal to take the effect of contact resistance into account. Considering that the materials are epitaxially grown in the upward direction from the substrate (if no particular initial structure is preferred), it should be a way avoiding complicated fabrication processes to construct vertical nanowire channel. After the material growth, processing flows employed in the previous researches may follow [19] [20] [21] . Fig. 1(b) illustrates the simulated circuit configuration.
II. Simulation Strategies
Mixed-mode simulation is useful when a newly developed device without explicitly known direct-current (DC) and alternating-current (AC) parameters is required as a component in the circuit simulation. In a commercial circuit simulation tool, a set of DC and AC parameters can be simply entered for an electron device of which current equation and necessary parameters are well known and lumped into a macro-model. However, the current equation of TFET operated not by driftdiffusion mechanism but by BTB tunneling has not been fully developed for circuit simulations. Thus, monitoring the devicecircuit interaction by mixed-mode simulation is made possible on the basis of real-time charge behaviors. A circuit simulator embedded in the device simulator calculates node voltages at given bias in the whole circuit, and in response to the input values of voltages at each terminal of the core device, the device simulator returns terminal currents to the circuit. The device simulation is performed by a number of physical models not by already known parameters. The recursive interactions between device and circuit (device simulation and embedded circuit simulation) eventually provide all the node voltages and currents at an operating point (Q-point) of interest. For the device simulation multiple models were accompanied for higher accuracy: concentration-dependent mobility model, Shockley-Read-Hall recombination model, bandgap narrowing model, and non-local BTB tunneling calculation. Due to a limitation in current-version capability of the tool used in this work, the non-local calculation is only activated for a 2-dimensional (2-D) device simulation. We first designed the nanowire Ge/GaAs heterojunction TFET in the 2-D plane, rotated it about the cylindrical symmetry axis, and carried out the simulations to obtain more reliable results as if the device had had a 3-D structure. This pseudo 3-D simulation results are generated from a discrete device and fed back into the circuit simulation repeatedly.
Poles and zeroes were extracted from the frequency response represented by Bode plots obtained by the mixedmode simulation results. MATLAB coding was performed in conjunction to establish the simplest transfer function by iteratively matching the voltage gains from simulation and modeling results with the least discrepancy. From a system view, transfer function of a circuit block makes it easier to cascade a number of functional blocks for constructing a higher-level circuit. Also, transfer function would provide another way to validate the passive elements extracted from a nanoscale radio-frequency (RF) device by mathematical formulations [22] - [23] . Fig. 2(a) shows the transfer (I D -V GS ) and output (I D -V DS ) curves of a designed Ge/GaAs heterojunction TFET device. Drain currents (I D ) were normalized by the channel width. The subthreshold swing (S) was extracted to be the reciprocal of maximum instantaneous slope of tangential lines on the plot. S values were 23.6 mV/dec and 31.6 mV/dec at drain voltages (V DS ) of 50 mV and 1 V, respectively. Fig. 2(b) depicts the DC transfer curve (V IN -V OUT ) of the CS amplifier based on the nanowire Ge/GaAs heterojunction TFET. The operating voltage in this work is not a unique solution to operate the suggested TFET and its circuit. However, the set of operating voltages were precisely determined so that the highest linearity in small-signal operation and a wide swing window could be secured (V OUT = 0 V) when a split-source of ±V DD = ±1 V was applied to the circuit as confirmed in Fig. 1(b) . The source resistance (R 1 ) was set to 50 , and R 2 = 4 k was used at the drain terminal to obtain a proper Q-point providing a full symmetric swing about the V OUT = 0 V in Fig. 2 
III. Results and Discussion
As can be assured by Fig. 3(a) , the configured circuit functions as a low-pass filter (LPF) and its low-frequency voltage gain was 10.73 dB (3.44 V/V). The 3-dB roll-off (f −3dB ) and the unity-gain frequencies were 320 GHz and 2 THz, respectively. It is predicted that the system can be described by a transfer function with one zero and two poles: z 1 = 1.27 × 10 12 Hz, p 1 = 3.20 × 10 11 Hz, and p 2 = 2.39 × 10 13 Hz. As can be confirmed by Fig. 3(b) , the phase difference shows consecutive three times of -90°shifts (180°-3×90°= -90°). The only possible combination of type and sign assignments to the characteristic solutions in order to achieve a monotonic phase shift of -270°is one right-half-plane (RHP) zero and two left-half-plane (LHP) poles. Consequently, the simplest transfer function for the single-zero two-poly (SZTP) is modeled as follows:
(s + 2.01 × 10 12 )(s + 1.5 × 10 14 ) ( 2) The open circles in Figs. 3(a) and (b) are the results Also, the filled circle and crosses in Fig. 3(a) shows the frequency locations of one zero and two poles extracted from Eq. (2). The frequency extrapolated from the first-pole rolloff is 1 THz as shown in Fig. 3(a) , which is more relevant for circuit performance than 2 THz where the mathematical unity gain is obtained.
Besides the voltage amplification, current and unilateral power gains are depicted as a function of frequency to obtain another set of practical RF parameters, as shown in Fig. 4(a) . Maximum cutoff frequency (f T ) and maximum oscillation frequency (f max ) extracted by extrapolation above 600 GHz were 5.52 THz and 10.4 THz, respectively. In the analog or mixed-signal circuits, the linearity of CMOS is essential. Third-order intercept (IP3) is one of the indices of linearity and higher IP3 value is desirable [24] . In order to achieve a high IP3, high first-order harmonic value (g m ) and 3rd-order harmonic value (g m 3 = g m ) are necessary as can be implied by the mathematical definition of IP3 in Eq. (3). Fig. 4(b) shows the extracted IP3 as a function of gate-to-source voltage (V GS ) 
It is confirmed from Fig. 4 (b) that high linearity is secured for most of operating voltage (V GS ) near and above V GS = 1.0 V. Considering the simulated RF performances, remote gas sensing, electronic components for THz-spectroscopy, and high-speed integrated optoelectronic systems would be the applications of the Ge/GaAs heterojunction TFETs [25] [26] [27] .
IV. Conclusion
The DC and AC performances of a CS amplifier adopting the nanowire Ge/GaAs heterojunction TFET were evaluated by device and mixed-mode circuit simulations. Its cut-off and unity-gain frequencies were 320 GHz and 2 THz, respectively. Furthermore, the transfer function of the simplest form was successfully modeled and verified by MATLAB programming. It is convinced that the nanowire Ge/GaAs heterojunction TFET has a strong potential for wide variety of applications to high-speed integrated circuits. 
